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第二章叙述理论基础，介绍了自适应滤波相关理论，着重对 NLMS 和 DLMS 算
法进行仿真和改进，得到更加适合 FPGA 硬件系统实现的改进型算法。 
第三章论述基于自适应的数字直放站干扰抵消模型设计与实现，通过信噪





































Digital multimedia radio repeater is straight set of multi-media the radio 
coverage of effectively, it added the figures, will signal based on the signal can be 
effectively covered the ground, digital television transmitting system of the 
transmitter has not covered the weak zone. But digital multimedia radio repeater 
straight away with the frequency between receiving antennas are forwarding mode 
coupling each other, in the receiving aerial from the base of the signal, receive 
standing straight on the antennas of the signal, the issue will seriously interfere with 
the radio station and multimedia put forward the signal quality ； About this problem, 
is generally used physical segregation and isolation of physical equipment and 
installation of a separate material costs are high. 
The study of digital multimedia radio repeater was put back the wave number of 
technology is used to filter, the use of them stood straight off the signal and receive 
signals between the relevant characteristics of the adaptive algorithms to update, from 
launching an immediate end to the launching of the information signal coupling 
should filter through filtering back on a practical back signals, Subtracted from the 
reception in this simulated back signals can effectively eliminate much to the 
interference of the waves, and receiving antennas between coupling interference. 
therefore the repeater equipment for a trip to the technology at the core of the waves 
off the back, not to use physical segregation, or use simple physical segregation, we 
can achieve the original physical isolation, thereby reducing costs of construction and 
engineering system is difficult. 
This paper mainly through digital multimedia radio repeater and put more than 
offset the back of the waves of simulation system design and implement. the study 
focused on implementation of an algorithm, based on LMS involved and the DLMS to 
back the wave against the algorithm is introduced some innovative ideas and thereby 
attain to a minimum of resources to achieve the best performance. 
















The first chapter on the background of digital multimedia radio repeater, and the 
status quo. 
The second chapter theoretical basis, based on the related to the theory, the 
DLMS、NLMS and algorithms for simulation and improve, more suitable for FPGA 
hardware system of improving type algorithm. 
Based on chapter third deals with to put up with figures stood against the model 
and design and implementation by all states to stand up straight away to counteract 
the effect of the waves. 
Chapter forth deals with the system design framework, including and system 
design would chip in to deal with the design and design of important parameters, etc. 
The fifth chapter gives a demonstration of the system to counteract echo on 
ModelSim simulation system debug and dwells on the wave tests to offset the system 
performance and relevant design. 
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第一章  绪 论 
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容量、高速度的 FPGA 的出现，克服了上述方案的诸多不足。用 FPGA 来实现数字
信号处理可以很好地解决并行性和速度问题，且其灵活的可配置特性使得 FPGA
























器，消除 RF 环路的信号(回波)，成为 IEEE  Broadcast 年度研讨会的亮点之一，
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